Product Summary

The EPM3128ATC100-10N is a low-cost, high-performance EEPROM based on the Altera MAX architecture. Fabricated with advanced CMOS technology, the EPM3128ATC100-10N operates with a 3.3-V supply voltage and provides 600 to 10,000 usable gates, ISP, pin-to-pin delays as fast as 4.5 ns, and counter speeds of up to 227.3 MHz. The EPM3128ATC100-10N in the –4, –5, –6, –7, and –10 speed grades is compatible with the timing requirements of the PCI Special Interest Group (PCI SIG) PCI Local Bus Specification. The EPM3128ATC100-10N contains 32 to 512 macrocells, combined into groups of 16 macrocells called logic array blocks (LABs). Each macrocell has a programmable–AND/fixed–OR array and a configurable register with independently programmable clock, clock enable, clear, and preset functions.

Parametrics

EPM3128ATC100-10N absolute maximum ratings: (1)Supply voltage:–0.5V to 4.6V; (2)DC input voltage:–2.0V to 5.75V; (3)DC output current, per pin:–25mA to 25mA; (4)Storage temperature:–65℃ to 150℃; (5)Ambient temperature:–65℃ to 135℃; (6)Junction temperature:135℃.

Features

EPM3128ATC100-10N features: (1)High-performance, low-cost CMOS EEPROM-based programmable logic devices (PLDs) built on a MAXR architecture (see Table 1); (2)3.3-V in-system programmability (ISP) through the built.in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with advanced pin-locking capability: ISP circuitry compliant with IEEE Std. 1532; (3)Built-in boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990; (4)Enhanced ISP features: Enhanced ISP algorithm for faster programming; ISP_Done bit to ensure complete programming; Pull-up resistor on I/O pins during in-system programming; (5)High-density PLDs ranging from 600 to 10,000 usable gates; (6)4.5-ns pin-to-pin logic delays with counter frequencies of up to 227.3 MHz; (7)MultiVoltTM I/O interface enabling the device core to run at 3.3 V, while I/O pins are compatible with 5.0.V, 3.3.V, and 2.5.V logic levels; (8)Pin counts ranging from 44 to 256 in a variety of thin quad flat pack (TQFP), plastic quad flat pack (PQFP), plastic J-lead chip carrier (PLCC), and FineLine BGATM packages; (9)Hot-socketing support; (10)Programmable interconnect array (PIA) continuous routing structure for fast, predictable performance.

Diagrams

EPM3128ATC100-10N block diagram

Image Part No Mfg Description Data Sheet Download Pricing
(USD)
Quantity
EPM3128ATC100-10N
EPM3128ATC100-10N


IC MAX 3000A CPLD 128 100-TQFP

Data Sheet

0-1: $5.16
Image Part No Mfg Description Data Sheet Download Pricing
(USD)
Quantity
EPM3
EPM3

Meterman

Test Accessories - Other COMBINATION PHASE & MOTOR ROT TESTER

Data Sheet

Negotiable 
EPM3032ALC44-10
EPM3032ALC44-10


IC MAX 3000A CPLD 32 44-PLCC

Data Sheet

0-1: $0.73
EPM3032ALC44-10N
EPM3032ALC44-10N


IC MAX 3000A CPLD 32 44-PLCC

Data Sheet

0-1: $0.73
EPM3032ALC44-4
EPM3032ALC44-4


IC MAX 3000A CPLD 32 44-PLCC

Data Sheet

0-1: $1.01
EPM3032ALC44-4N
EPM3032ALC44-4N


IC MAX 3000A CPLD 32 44-PLCC

Data Sheet

0-390: $1.01
EPM3032ALC44-7
EPM3032ALC44-7


IC MAX 3000A CPLD 32 44-PLCC

Data Sheet

0-390: $0.79